

## QP7025 High-Speed 8K x 16 Dual-Port Static RAM

### General Description

The QP7025 is a CMOS Fast 8K x 16 Dual-Port Static RAM (SRAM). QP Semiconductor designed the QP7025 to be a direct replacement for the IDT7025. It is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or larger (wider) word systems. Applications requiring a 32-bit or wider memory system can use the MASTER/SLAVE Dual-Port RAM approach to achieve full-speed, error free operation without additional discrete logic.

The QP7025 supports asynchronous access for reads or writes to any location in memory via two independent ports with separate control, address, and I/O pins that function identically to the IDT7025 that it replaces. The QP7025 has an automatic power down feature controlled by the appropriate Chip Enable (CE) pin that puts each port in a very low standby power mode.


The QP7025 utilizes CMOS high-performance technology which allows the devices to typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 10 $\mu$ W from a 2V source.

The QP7025 is available in a hermetic ceramic 84-pin PGA and a ceramic 84-pin Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - o Military: 35/45/55/70ns
  - o Industrial: 20/25ns
- Low-power operation
  - o QP7025S
    - Active: 750mW (typ.)
    - Standby: 0.2mW (typ.)
  - o QP7025L
    - Active: 750mW (typ.)
    - Standby: 0.2mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- Expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
  - o M/S = H for BUSY output flag on Master
  - o M/S = L for BUSY input on Slave
  - o Interrupt Flag
  - o On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- Packages: 84-pin PGA & 84-pin Flatpack
- Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available

## Block Diagram



### Notes:


(Master):  $\overline{BUSY}$  is output; (Slave):  $\overline{BUSY}$  is input.

Outputs and  $\overline{INT}$  outputs are non-tri-stated push-pull.

## Functional Description

Left Port	Right Port	Functional Description
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
$A_{0L} - A_{12L}$	$A_{0R} - A_{12R}$	Address
$I/O_{0L} - I/O_{15L}$	$I/O_{0R} - I/O_{15R}$	Data Input/Output
$SEM_L$	$SEM_R$	Semaphore Enable
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Select
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Select
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
$M/\overline{S}$		Master Slave Select
$V_{CC}$		Power- All $V_{CC}$ pins must be connected to a power supply
GND		Ground- All GND pins must be connected to a good ground

# Connection Diagrams



## Connection Diagrams

11	63 I/O7L	61 I/O5L	60 I/O4L	58 I/O2L	55 I/O0L	54 $\overline{\text{OE}}\text{L}$	51 $\overline{\text{SE}}\text{ML}$	48 $\overline{\text{LB}}\text{L}$	46 A11L	45 A10L	42 A7L
10	66 I/O10L	64 I/O8L	62 I/O6L	59 I/O3L	56 I/O1L	49 $\overline{\text{UB}}\text{L}$	50 $\overline{\text{CE}}\text{L}$	47 A12L	44 A9L	43 A8L	40 A5L
09	67 I/O11L	65 I/O9L			57 GND	53 VCC	52 R $\overline{\text{W}}\text{L}$			41 A6L	39 A4L
08	69 I/O13L	68 I/O12L								38 A3L	37 A2L
07	72 I/O15L	71 I/O14L	73 VCC						33 $\overline{\text{BUS}}\text{YL}$	35 A0L	34 $\overline{\text{INT}}\text{L}$
06	75 I/O0R	70 GND	74 GND						32 GND	31 M/ $\overline{\text{S}}$	36 A1L
05	76 I/O1R	77 I/O2R	78 VCC						28 A0R	29 $\overline{\text{INT}}\text{R}$	30 $\overline{\text{BUS}}\text{YR}$
04	79 I/O3R	80 I/O4R								26 A2R	27 A1R
03	81 I/O5R	83 I/O7R			7 GND	11 GND	12 $\overline{\text{SE}}\text{MR}$			23 A5R	25 A3R
02	82 I/O6R	1 I/O9R	2 I/O10R	5 I/O13R	8 I/O15R	10 R $\overline{\text{W}}\text{R}$	14 $\overline{\text{UB}}\text{R}$	17 A11R	20 A8R	22 A6R	24 A4R
01	84 I/O8R	3 I/O11R	4 I/O12R	6 I/O14R	9 $\overline{\text{OE}}\text{R}$	15 $\overline{\text{LB}}\text{R}$	13 $\overline{\text{CE}}\text{R}$	16 A12R	18 A10R	19 A9R	21 A7R
	A	B	C	D	E	F	G	H	J	K	L

**84 Pin PGA**  
Top View

Index

**Absolute Maximum Ratings /1**

Condition	Rating	Units
Power Supply and Input Voltage	-0.5 to +7.0	Volts DC
Storage Temperature Range	-65 to +150	°C
Output Current	50	mA
Maximum Power Dissipation ( $P_D$ )	2.2	W
Lead Temperature (soldering, 10 seconds)	+260	°C
Junction Temperature ( $T_J$ )	+150	°C
DC Input and Output Voltage Range	-0.5 to $V_{CC} + 0.5$	Volts DC
Output Voltage Applied in High Z State	-0.5 to $V_{CC} + 0.5$	Volts DC

/1Stresses above the AMR may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.All voltages referenced to GND, unless otherwise specified.

**Recommended Operating Conditions /1**

Condition	Rating	Units	Notes
Supply Voltage Range ( $V_{CC}$ )	4.5 to 5.5	Volts DC	
High-Level Input Voltage ( $V_{IH}$ )	2.2 to 6.0	Volts DC	
Low-Level Input Voltage ( $V_{IL}$ )	-0.5 to +0.8	Volts DC	
Case Operating Range ( $T_C$ )	-55C to +125	°C	

/1Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

<b>ELECTRICAL PERFORMANCE CHARACTERISTICS-DC</b>						
<b>Test</b>	<b>Symbol</b>	<b>Conditions</b> <b>-55°C ≤ T<sub>A</sub> ≤ +125°C</b> <b>4.5 V ≤ V<sub>CC</sub> ≤ 5.5 V</b> <b>Unless Otherwise Specified</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Output Low Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 4mA, V <sub>IH</sub> = 2.2V, V <sub>IL</sub> = 0.8V			0.4	V
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -4mA, V <sub>IH</sub> = 2.2V, V <sub>IL</sub> = 0.8V	2.4			V
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V V <sub>IN</sub> = GND to V <sub>CC</sub>			5	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = 5.5V, $\overline{CE} = V_{IH}$ , V <sub>IN</sub> = GND to V <sub>CC</sub>			5	μA
Dynamic Operating Current (both ports active)	I <sub>CC1</sub>	Outputs Open, V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1, $\overline{SEM} \geq V_{IH}$ , $\overline{CE} \leq V_{IL}$		150	250	mA
Standby Supply Current (both ports) TTL Inputs	I <sub>CC2</sub>	$\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ , $\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ , V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1		8	25	mA
Standby Supply Current (one port) TTL Inputs	I <sub>CC3</sub>	Active ports outputs open $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ , $\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ , Opposite Port = V <sub>IL</sub> , V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1		85	160	mA
Full Standby Supply Current (both ports) CMOS Inputs	I <sub>CC4</sub>	$\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ , both ports $\overline{CE}_R = \overline{CE}_L \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>CC</sub> = 5.5V, f = 0 /2		0.04	5	mA
Full Standby Supply Current (one port) CMOS Inputs	I <sub>CC5</sub>	Active ports outputs open $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ , one port $\overline{CE}_R = \overline{CE}_L \geq V_{CC} - 0.2V$ , opposite port < 0.2 V V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1		80	150	mA
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 5.0V, f = 1MHz, T <sub>A</sub> = 25°C /3			11	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = 5.0 V, f = 1MHz, T <sub>A</sub> = 25°C /3			11	pF

1/ At f<sub>MAX</sub>, address and data inputs (excluding OE) are cycling at the maximum frequency of read cycle of 1/t<sub>AVAV</sub>, and using AC test conditions of input levels of GND to 3.0 V.

2/ f = 0 Hz means no address or control lines change


3/ Measured at initial qualification only

ELECTRICAL PERFORMANCE CHARACTERISTICS-Data Retention						
Test	Symbol	Conditions Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified	Min	Typ	Max	Unit
Data Retention Voltage ("L" Series Devices Only)	V <sub>DR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	2.0			V
Data Retention Current ("L" Series Devices Only)	I <sub>CCDR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$		5	1000	μA
Chip Deselect to Data Retention Time /4 ("L" Series Devices Only)	t <sub>CDR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$ /5 See output test load figures	0			ns
Operation Recovery Time /4 ("L" Series Devices Only)	t <sub>R</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$ /5 See output test load figures	t <sub>AVAV</sub>			ns

/4 Parameter tested at initial characterization and after design change. Parameter guaranteed per limits in table.

/5 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load Type I shown herein.

## Data Retention Mode Timing



<b>ELECTRICAL PERFORMANCE CHARACTERISTICS- Read Cycle</b>					
Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified	Min	Max	Unit
Read Cycle Time /6	t <sub>AVAV</sub>	S or L 70 S or L 55 S or L 45 S or L 35		70 55 45 35	ns
Address Access Time /6	t <sub>AVQV</sub>	S or L 70 S or L 55 S or L 45 S or L 35		70 55 45 35	ns
Semaphore Flag Update Pulse $\overline{\text{SEM}}$ or $\overline{\text{OE}}$	t <sub>SOP</sub>	ALL		15	ns
Chip Enable Access time /7	t <sub>ELQV</sub>	S or L 70 S or L 55 S or L 45 S or L 35		70 55 45 35	ns
Byte Enable Access time /7	t <sub>ABE</sub>	S or L 70 S or L 55 S or L 45 S or L 35		70 55 45 35	ns
Chip Enable to Pwr Up /6, /8	t <sub>ELPU</sub>	ALL	0		ns
Chip Disable to Pwr Down /6, /8	t <sub>EHPD</sub>	ALL		50	ns
Output Enable Access Time /7	t <sub>OLQV</sub>	ALL		20	ns
Output Hold from Addr Change	t <sub>AVQX</sub>	ALL	3		ns
Output- Low Z	t <sub>OLQX</sub>	ALL	3		ns
Output- High Z	t <sub>OLQZ</sub>	S or L 70 S or L 55 S or L 45 S or L 35		30 25 20 15	ns

/6 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load Type I shown herein.

/7 To access RAM:  $\overline{\text{CE}} = \text{L}$ ,  $\overline{\text{SEM}} = \text{H}$ ,  $\overline{\text{UB}}$  or  $\overline{\text{LB}} = \text{L}$

/8 Parameter tested at initial characterization and after design change. Parameter guaranteed per limits in table.



ELECTRICAL PERFORMANCE CHARACTERISTICS- Write Cycle					
Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified	Min	Max	Unit
Write Cycle	t <sub>AVAV</sub>	S or L 70	70		ns
		S or L 55	55		
		S or L 45	45		
		S or L 35	35		
Chip Enable to End-of-Write /9 /12	t <sub>ELWH</sub>	S or L 70	50		ns
		S or L 55	45		
		S or L 45	40		
		S or L 35	30		
Address valid to End of Write /12	t <sub>AVWH</sub>	S or L 70	50		ns
		S or L 55	45		
		S or L 45	40		
		S or L 35	30		
Address Set-up /9, /12	t <sub>AVWL</sub>	ALL	0		ns
Write Pulse /12	t <sub>WLWH</sub>	S or L 70	50		ns
		S or L 55	40		
		S or L 45	35		
		S or L 35	30		
Write Recovery /12	t <sub>WHAX</sub>	ALL	0		ns
Data Valid to End of Write /12	t <sub>DVWH</sub>	S or L 70	40		ns
		S or L 55	30		
		S or L 45	25		
		S or L 35	25		
Output High Z	t <sub>WLQZ</sub>	S or L 70		30	ns
		S or L 55		25	
		S or L 45		20	
		S or L 35		15	
Data Hold Time /10, /12	t <sub>WHDX</sub>	ALL	0		ns
Write Enable to Output (in High Z) /11	t <sub>WLQZ</sub>	S or L 70		30	ns
		S or L 55		25	
		S or L 45		20	
		S or L 35		15	
Output Active from End of Write /10	t <sub>WHQX</sub>	ALL	0		ns
SEM Flag- Write to Read Time /12	t <sub>SWRD</sub>	ALL	10		ns
SEM Flag Contention Window /12	t <sub>SPS</sub>	ALL	10		ns

/9 To access RAM:  $\overline{CE} = H$ ,  $\overline{SEM} = H$ ,  $\overline{UB}$  or  $\overline{LB} = L$  To access Semaphore:  $\overline{CE} = h$ ,  $\overline{SEM} = H$ ,  $\overline{UB}$  or  $\overline{LB} = L$ . Either condition must be valid for the entire t<sub>EL:WH</sub> time.

/10 t<sub>WHDX</sub> < t<sub>WHQX</sub>

/11 Transition measured at steady-state high level -500mV or steady-state low level +500mV on the output from the 1.5 V level on the input; CL = 5 pF (ref AC Output Test Load Type II shown herein).

/12 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load Type I shown herein.

**ELECTRICAL PERFORMANCE CHARACTERISTICS-  $\overline{\text{BUSY}}$  Timing**

Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified M/ S = V <sub>IH</sub> /12	Min	Max	Unit
$\overline{\text{BUSY}}$ Access Time from Address Match	t <sub>BAA</sub>	S or L 70		45	ns
		S or L 55		45	ns
		S or L 45		35	ns
		S or L 35		35	ns
$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	t <sub>BDA</sub>	S or L 70		40	ns
		S or L 55		40	ns
		S or L 45		30	ns
		S or L 35		30	ns
$\overline{\text{BUSY}}$ Access Time from Chip Enable Low	T <sub>BAC</sub>	S or L 70		40	ns
		S or L 55		40	ns
		S or L 45		30	ns
		S or L 35		30	ns
$\overline{\text{BUSY}}$ Disable Time from Chip Enable High	T <sub>BDC</sub>	S or L 70		35	ns
		S or L 55		35	ns
		S or L 45		25	ns
		S or L 35		25	ns
Arbitration priority Set-up Time	T <sub>APS</sub>	ALL	5		ns
$\overline{\text{BUSY}}$ Disable to Chip Enable High	T <sub>BDD</sub>	ALL		35	ns
Write Hold after $\overline{\text{BUSY}}$	t <sub>WH</sub>	ALL	25		ns

/12 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load Type I shown herein.

**ELECTRICAL PERFORMANCE CHARACTERISTICS-  $\overline{\text{BUSY}}$  Timing**

Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified M/ S = V <sub>IL</sub> /12	Min	Max	Unit
$\overline{\text{BUSY}}$ Input to Write	t <sub>WB</sub>	ALL	0		ns
Write Hold After $\overline{\text{BUSY}}$	t <sub>WH</sub>	ALL	25		ns

/12 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load Type I shown herein.

**ELECTRICAL PERFORMANCE CHARACTERISTICS- Port-to-Port Delay Timing**


Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified	Min	Max	Unit
Write Pulse to Data Delay	t <sub>WDD</sub>	S or L 70		95	ns
		S or L 55		80	
		S or L 45		70	
		S or L 35		60	
Write Data Valid to Read Data Delay	t <sub>DDD</sub>	S or L 70		80	ns
		S or L 55		65	
		S or L 45		55	
		S or L 35		45	

**ELECTRICAL PERFORMANCE CHARACTERISTICS- Interrupt Timing**


Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V Unless Otherwise Specified	Min	Max	Unit
Address Set-up Time	t <sub>AS</sub>	ALL	0		ns
Write Recovery Time	t <sub>WR</sub>	ALL	0		ns
Interrupt Set Time	t <sub>NS</sub>	S or L 70		50	ns
		S or L 55		40	
		S or L 45		35	
		S or L 35		30	
Interrupt Reset Time	t <sub>inr</sub>	S or L 70		50	ns
		S or L 55		40	
		S or L 45		35	
		S or L 35		30	

# AC Output Test Load


**Type I**




**Type II**  
( $t_{OLQX}$   $t_{WLQZ}$   $t_{WHQX}$ )



AC TEST CONDITIONS	
Input Pulse levels	GND to 3.0 V
Input rise & fall times ( $t_r$ & $t_f$ )	$\leq 5\text{ns}$
Input timing reference levels	1.5 V
Output reference levels	1.5 V




## Read Cycle Timing




### Notes on read operation:

1.  $\overline{SEM} = V_{IH}$
2. Start of valid data dependant upon which timing becomes effective last ( $t_{ABE}$ ,  $t_{OLQV}$ ,  $t_{ELOV}$ ,  $t_{AVQV}$ ,  $t_{BDD}$ )
3. Timing dependant upon which signal asserted last ( $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$  OR  $\overline{UB}$ ).
4. Timing dependant upon which signal de-asserted first ( $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$  OR  $\overline{UB}$ ).
5.  $t_{BDD}$  delay is required only in the case where opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relation to valid output data.

## Write Cycle N<sup>o</sup> 1 Timing- R/ $\overline{W}$ Controlled (see notes 1, 3, 5, 8)




## Write Cycle N<sup>o</sup> 2 Timing- $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$ Controlled (see notes 1, 3, 5, 8)



### Notes on Write Cycle

1.  $\overline{R/\overline{W}}$  or  $\overline{CE}$  or  $\overline{UB}$  and  $\overline{LB}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{ELWH}$  or  $t_{WLWH}$ ) of a low  $\overline{UB}$  or  $\overline{LB}$  and a low  $\overline{CE}$  and a low  $\overline{R/\overline{W}}$  for memory array write cycle.
3.  $t_{WHAX}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{R/\overline{W}}$  (or  $\overline{SEM}$  or  $\overline{R/\overline{W}}$ ) going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  or  $\overline{SEM}$  low transition occurs simultaneously with or after the  $\overline{R/\overline{W}}$  low transition, the outputs remain in the high impedance state.
6. Timing dependant upon which enable signal is asserted last.
7. Timing dependant upon which enable signal is de-asserted first.
8. For Write Cycle No.1, if  $\overline{OE}$  is low during  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{WLWH}$  or ( $t_{WLQZ} + t_{DVWH}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DVWH}$ . If  $\overline{OE}$  is high during the  $\overline{R/\overline{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WLWH}$ .


### Semaphore Read After Write Timing



Notes

1.  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  ;  $\overline{LB} = V_{IH}$  for period of above timing for both the read and write operation.
2. All inputs and outputs equal to the same semaphore value for DATA<sub>OUT</sub> VALID condition.



### Semaphore Write Contention Timing



Notes:

1. D<sub>OR</sub> = D<sub>OL</sub>,  $\overline{CE} R = \overline{CE} L = H$ , semaphore flag is released from both sides (reads as one from both sides) at cycle start.
2. 'A' may either be the left or right port. 'B' is the opposite port from 'A'
3. This parameter is measured from R/W<sub>A</sub> or SEM<sub>A</sub> going high to R/W<sub>B</sub> or SEM<sub>B</sub> going high.
4. If t<sub>SPS</sub> is violated, semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.
5. CE = H for the duration of the Semaphore Read After Write Timing (both read and write cycle)

# Interrupt Timing




**Notes**


1. All timing is the same for left and right ports.
2. Port 'A' may be either the left or right port.
3. See Interrupt Truth Table
4. Timing is dependant upon which enable signal is asserted last (  $\overline{CE}$  or  $R/\overline{W}$  )
5. Timing is dependant upon which enable signal is de-asserted first (  $\overline{CE}$  or  $R/\overline{W}$  )



### Busy Arbitration ( $\overline{\text{CE}}$ Controlled) ( $\text{M}/\overline{\text{S}} = \text{H}$ )




### Busy Arbitration Cycle (Address Match Controlled) ( $\text{M}/\overline{\text{S}} = \text{H}$ )




#### Notes:

1. All timing is the same for left and right ports. Port 'A' may be either the left or right port. Port 'B' is the port opposite from 'A'.
2. If  $t_{\text{APS}}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side the busy signal will be asserted.


**Write with Port - to - Port Delay (M/S = L)**



**Slave Write (M/  $\bar{S}$  = L)**



**Power-Up / Power-Down Timing**



### Truth Table: Non-contention read write control

Inputs						Outputs		Mode
$\overline{CE}$	$\overline{R/W}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power-down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected
L	L	X	L	H	H	DATA <sub>IN</sub>	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA <sub>IN</sub>	Write to Lower Byte Only
L	L	X	L	L	H	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write to Both Bytes
L	H	L	L	H	H	DATA <sub>OUT</sub>	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA <sub>OUT</sub>	Read Lower Byte Only
L	H	L	L	L	H	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

Notes:

1. Read/Write controls are separate for independent left and right address ports (A<sub>0L</sub> – A<sub>12L</sub> and A<sub>0R</sub> – A<sub>12R</sub>)

### Truth Table: Semaphore Read/Write Control

Inputs						Outputs		Mode
$\overline{CE}$	$\overline{R/W}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
H	H	L	X	X	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read semaphore flag data out
X	H	L	H	H	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read semaphore flag data out
H	↑	X	X	X	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into semaphore flag
X	↑	X	H	H	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into semaphore flag
L	X	X	L	X	L	-	-	-
L	X	X	X	L	L	-	-	-

Notes:

1. Semaphore flags are addressed by A<sub>0</sub> – A<sub>2</sub>
2. Semaphore Flags are written via I/O<sub>0</sub> and read from I/O<sub>0</sub> – I/O<sub>15</sub>.

### Truth Table: Address $\overline{\text{BUSY}}$ Arbitration

Outputs			Inputs		Function
$\overline{\text{CE}}_L$	$\overline{\text{CE}}_R$	$A_{0L} - A_{12L}$ $A_{0R} - A_{12R}$	$\overline{\text{BUSY}}_L$	$\overline{\text{BUSY}}_R$	
X	X	No Match	H	High-Z	Normal
H	X	Match	H	High-Z	Normal
X	H	Match	H	High-Z	Normal
L	L	Match	High-Z	$\text{DATA}_{IN}$	Write Inhibit <sup>2</sup>

### Truth Table: Interrupt Flag

Left Port					Right Port					Function
$R/\overline{W}_L$	$\overline{\text{CE}}_L$	$\overline{\text{OE}}_L$	$A_{0L} - A_{12L}$	$\overline{\text{INT}}_L$	$R/\overline{W}_R$	$\overline{\text{CE}}_R$	$\overline{\text{OE}}_R$	$A_{0R} - A_{12R}$	$\overline{\text{INT}}_R$	
L	L	X	1FFF	X	X	X	X	X	L	Set right $\overline{\text{INT}}_R$ flag
X	X	X	X	X	X	L	L	1FFF	H	Reset right $\overline{\text{INT}}_R$ flag
X	X	X	X	L	L	L	X	1FFE	X	Set left $\overline{\text{INT}}_L$ flag
X	L	L	1FFE	H	X	X	X	X	X	Set left $\overline{\text{INT}}_L$ flag

## Notes:

- Assumes  $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = V_{IH}$
- If  $\overline{\text{BUSY}}_L = V_{IL}$ , no change
- If  $\overline{\text{BUSY}}_R = V_{IL}$ , no change
- $\overline{\text{INT}}_L$  and  $\overline{\text{INT}}_R$  must be initialized at power-up

## Ordering Information

Part Number	Package (Mil-Std-1835)	Generic
5962-9161701MXA	CMGA15-PN	QP7025S70GB
5962-9161701MYA	CQFP84 –See Note 2	QP7025S70FB
5962-9161702MXA	CMGA15-PN	QP7025L70GB
5962-9161702MYA	CQFP84 –See Note 2	QP7025L70FB
5962-9161703MXA	CMGA15-PN	QP7025S55GB
5962-9161703MYA	CQFP84 –See Note 2	QP7025S55FB
5962-9161704MXA	CMGA15-PN	QP7025L55GB
5962-9161704MYA	CQFP84 –See Note 2	QP7025L55FB
5962-9161705MXA	CMGA15-PN	QP7025S45GB
5962-9161705MYA	CQFP84 –See Note 2	QP7025S45FB
5962-9161706MXA	CMGA15-PN	QP7025L45GB
5962-9161706MYA	CQFP84 –See Note 2	QP7025L45FB
5962-9161707MXA	CMGA15-PN	QP7025S35GB
5962-9161707MYA	CQFP84 –See Note 2	QP7025S35FB
5962-9161708MXA	CMGA15-PN	QP7025L35GB
5962-9161708MYA	CQFP84 –See Note 2	QP7025L35FB

### Notes:

1. Package outline information and specifications are defined by Mil-Std-1835 package dimension requirements.
2. See SMD 5962-91617 Fig.1 Case Outline 'Y' Fig. 1
3. QP Semiconductor supports Source Control Drawing (SCD), and custom package development for this product family.
4. The listed drawings, Mil-PRF-38535, Mil-Std-883 and Mil-Std-1835 are available online at <http://www.dsccl.dla.mil/>
5. Additional information is available at our website <http://www.qpsemi.com>

## Document Revision History

Date	Revision Level	Description
20 June 2010	0	initial release