

## 54F/74F273 Octal D Flip-Flop

### General Description

The 'F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

### Features


- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'F377 for clock enable version
- See 'F373 for transparent latch version
- See 'F374 for TRI-STATE® version
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F273PC		N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
	54F273DM (Note 2)	J20A	20-Lead Ceramic Dual-In-Line
74F273SC (Note 1)		M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F273SJ (Note 1)		M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F273FM (Note 2)	W20A	20-Lead Cerpack
	54F273LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C


**Note 1:** Devices also available in 13" reel. Use suffix = SCX and SJX.

**Note 2:** Military grade device with environmental and burn-in processing. Use suffix = DMOB, FMOB and LMOB.

### Logic Symbols



TL/F/9511-3




TL/F/9511-5


TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## Connection Diagrams

Pin Assignment for  
DIP, SOIC and Flatpak



Pin Assignment  
for LCC



TL/F/9511-2

TL/F/9511-1

## Unit Loading/Fan Out


Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$D_0-D_7$	Data Inputs	1.0/1.0	$20 \mu\text{A}/-0.6 \text{ mA}$
$\overline{\text{MR}}$	Master Reset (Active LOW)	1.0/1.0	$20 \mu\text{A}/-0.6 \text{ mA}$
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	$20 \mu\text{A}/-0.6 \text{ mA}$
$Q_0-Q_7$	Data Outputs	50/33.3	$-1 \text{ mA}/20 \text{ mA}$

Mode Select-Function Table

Operating Mode	Inputs			Output
	$\overline{\text{MR}}$	CP	$D_n$	$Q_n$
Reset (Clear)	L	X	X	L
Load '1'	H	↗	h	H
Load '0'	H	↗	l	L

H = HIGH Voltage Level steady state  
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition  
L = LOW Voltage Level steady state  
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition  
X = Immaterial  
↗ = LOW-to-HIGH clock transition

## Logic Diagram



TL/F/9511-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (min)	4000V


**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V <sub>CC</sub>	Conditions
			Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8			V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		-1.2			V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	Mil	2.5		V	Min	I <sub>OH</sub> = -1 mA	
		10% V <sub>CC</sub>	2.5					
		5% V <sub>CC</sub>	2.7					
V <sub>OL</sub>	Output LOW Voltage	Mil	0.5		V	Min	I <sub>OL</sub> = 20 mA	
		10% V <sub>CC</sub>	0.5					
		5% V <sub>CC</sub>	0.5					
I <sub>IH</sub>	Input HIGH Current	54F	20.0		μA	Max	V <sub>IN</sub> = 2.7V	
		74F	5.0					
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F	100		μA	Max	V <sub>IN</sub> = 7.0V	
		74F	7.0					
I <sub>CEX</sub>	Output HIGH Leakage Current	54F	250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
		74F	50					
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All other pins grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F	3.75		μA	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded	
I <sub>IL</sub>	Input LOW Current		-0.6		mA	Max	V <sub>IN</sub> = 0.5V	
I <sub>OS</sub>	Output Short-Circuit Current		-60	-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCH</sub> I <sub>CCL</sub>	Power Supply Current		44		mA	Max	CP =  D <sub>n</sub> = $\overline{MR}$ = HIGH	
			56					

## AC Electrical Characteristics


Symbol	Parameter	74F			54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	160			95		130		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Output	3.0		7.0	2.5	9.5	2.5	7.5	ns
		4.0		9.00	3.0	11.0	3.5	9.0	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay MR to Output	4.5		9.5	3.0	11.0	4.0	10.0	ns

## AC Operating Requirements



Symbol	Parameter	74F		54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW Data to CP	3.0		3.5		3.0		ns
		3.5		4.0		3.5		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW Data to CP	0.5		1.0		0.5		ns
		1.0		1.0		1.0		
t <sub>w</sub> (L)	MR Pulse Width, LOW	6.0		4.0		6.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	6.0		5.0		6.0		ns
		6.0		5.0		6.0		
t <sub>rec</sub>	Recovery Time, MR to CP	3.0		4.5		3.5		ns

## Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




**Physical Dimensions** inches (millimeters)



**20-Lead Ceramic Leadless Chip Carrier (LCC)**  
 NS Package Number E20A




E20A (REV D)



**20-Lead Ceramic Dual-In-Line Package (D)**  
 NS Package Number J20A


J20A (REV M)

**Physical Dimensions** inches (millimeters) (Continued)




M20B (REV F)

**20-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)  
NS Package Number M20B**



DETAIL F




SEE DETAIL F

M20D (REV A)

**20-Lead (0.300" Wide) Molded Small Outline Package, EIAJ (SJ)  
NS Package Number M20D**

**Physical Dimensions** inches (millimeters) (Continued)

Lit. # 114645



**20-Lead (0.300" Wide) Molded Dual-In-Line Package (P)**  
NS Package Number N20A

N20A (REV G)

**Physical Dimensions** inches (millimeters) (Continued)



**20-Lead Ceramic Flatpak (F)  
NS Package Number W20A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: 1(800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livry-Gargan-Str. 10  
D-82256 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527849  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical  
Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihama-Ku  
Chiba-City,  
Chiba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semicondutores Do Brazil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottingham, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.