

74F269 8-Bit Bidirectional Binary Counter

General Description

The 'F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Features



- Synchronous counting and loading
- Built-in lookahead carry capability
- Count frequency 100 MHz
- Supply current 113 mA typ
- 300 mil slimline package

Ordering Code: See Section 11


Commercial	Package Number	Package Description
74F269SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F269SC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Logic Symbols



Connection Diagram



Function Table

PE	CEP	CET	U/D	CP	Function
L	X	X	X	↗	Parallel Load All Flip-Flops
H	H	X	X	↗	Hold
H	X	H	X	↗	Hold (\overline{TC} Held HIGH)
H	L	L	H	↗	Count Up
H	L	L	L	↗	Count Down


H = HIGH Voltage Level
L = LOW Voltage Level

X = Immaterial
↗ = Transition LOW-to-HIGH

Unit Loading/Fan Out: See Section 2 for U.L. Definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I _H /I _L Output I _O H/I _O L
P ₀ -P ₇	Parallel Data Inputs	1.0/1.0	20 μA/ -0.6 mA
\overline{PE}	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/ -0.6 mA
U/ \overline{D}	Up-Down Count Control Input	1.0/1.0	20 μA/ -0.6 mA
\overline{CEP}	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μA/ -0.6 mA
\overline{CET}	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 μA/ -0.6 mA
CP	Clock Input	1.0/1.0	20 μA/ -0.6 mA
\overline{TC}	Terminal Count Output (Active LOW)	5.0/33.3	-1 mA/20 mA
Q ₀ -Q ₇	Flip-Flop Outputs	50/33.3	-1 mA/20 mA

Logic Diagram



TL/F/9510-6

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Commercial	

DC Electrical Characteristics

Symbol	Parameter	74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.7		V	Min	I _{OH} = -1 mA I _{OH} = -1 mA
V _{OL}	Output LOW Voltage	74F 10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current	74F		5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current	74F		50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA, All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current		-60	-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		104	125	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		113	135	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max		
f_{max}	Maximum Clock Frequency	100			85		MHz	2-1
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (Count-Up)	3.5		8.0	3.5	7.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay U/\bar{D} to \bar{TC}	4.5		10.5	4.5	11.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay \bar{CET} to \bar{TC}	3.5		7.5	3.5	10.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CP to \bar{TC}	4.5		10.0	4.5	10.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (Count-Down)	3.5		10.5	3.5	11.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (Load)	4.0		7.0	4.0	7.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW Data to CP	3.5		4.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW Data to CP	1.0		2.0		ns	2-6
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW \bar{PE} to CP	5.5		6.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW \bar{PE} to CP	0		0		ns	2-6
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW \bar{CET} or \bar{CEP} to CP	6.0		6.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW \bar{CET} or \bar{CEP} to CP	8.0		9.0		ns	2-6
$t_w(\text{H})$ $t_w(\text{L})$	Clock Pulse Width, HIGH or LOW	0		0		ns	2-4
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW U/\bar{D} to CP	3.5		3.5		ns	2-4
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW U/\bar{D} to CP	8.0		9.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW U/\bar{D} to CP	6.0		7.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW U/\bar{D} to CP	0.0		0.0		ns	2-6