

## 6-Bit Universal Up/Down Counter

The MC10E136 is a 6-bit synchronous, presettable, cascadable universal counter. The device generates a look-ahead-carry output and accepts a look-ahead-carry input. These two features allow for the cascading of multiple E136's for wider bit width counters that operate at very nearly the same frequency as the stand alone counter.

- 550 MHz Count Frequency
- Fully Synchronous Up and Down Counting
- Internal 75 kΩ Input Pulldown Resistors
- Look-Ahead-Carry Input and Output
- Asynchronous Master Reset
- Extended 100E V<sub>EE</sub> Range of -4.2 V to -5.46 V

The  $\overline{\text{CLOUT}}$  output will pulse LOW for one clock cycle one count before the E136 reaches terminal count. The  $\overline{\text{COUT}}$  output will pulse LOW for one clock cycle when the counter reaches terminal count. For more information on utilizing the look-ahead-carry features of the device please refer to the applications section of this data sheet. The differential COUT output facilitates the E136's use in programmable divider and self-stopping counter applications.

Unlike the H136 and other similar universal counter designs the E136 carry out and look-ahead-carry out signals are registered on chip. This design alleviates the glitch problem seen on many counters where the carry out signals are merely gated. Because of this architecture there are some minor functional differences between the E136 and H136 counters. The user, regardless of familiarity with the H136, should read this data sheet carefully. Note specifically (see logic diagram) the operation of the carry out outputs and the look-ahead-carry in input when utilizing the master reset.

When left open all of the input pins will be pulled LOW via an input pulldown resistor. The master reset is an asynchronous signal which when asserted will force the Q outputs LOW.

The Q outputs need not be terminated for the E136 to function properly, in fact if these outputs will not be used in a system it is recommended to save power and minimize noise that they be left open. This practice will minimize switching noise which can reduce the maximum count frequency of the device or significantly reduce margins against other noise in the system.

### PIN NAMES

Pin	Function
D <sub>0</sub> - D <sub>5</sub>	Preset Data Inputs
Q <sub>0</sub> - Q <sub>5</sub>	Data Inputs
S1, S2	Mode Control Pins
MR	Master Reset
CLK	Clock Input
$\overline{\text{COUT}}$ , COUT	Carry-Out Output (Active LOW)
$\overline{\text{CLOUT}}$	Look-Ahead-Carry Out (Active LOW)
$\overline{\text{CIN}}$	Carry-In Input (Active LOW)
$\overline{\text{CLIN}}$	Look-Ahead-Carry In Input (Active LOW)

### FUNCTION TABLE (Expanded truth table on page 2-29)

S1	S2	CIN	MR	CLK	Function
L	L	X	L	Z	Preset Parallel Data
L	H	L	L	Z	Increment (Count Up)
L	H	H	L	Z	Hold Count
H	L	L	L	Z	Decrement (Count Down)
H	L	H	L	Z	Hold Count
H	H	X	L	Z	Hold Count
X	X	X	H	X	Reset (Qn = LOW)


**MC10E136**  
**MC100E136**


**6-BIT UNIVERSAL**  
**UP/DOWN COUNTER**



**FN SUFFIX**  
PLASTIC PACKAGE  
CASE 776-02

2





E136 Universal Up/Down Counter Logic Diagram

Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay.

2

MC10E136 MC100E136

DC CHARACTERISTICS

(V<sub>EE</sub> = V<sub>EE</sub>(min) to V<sub>EE</sub>(max); V<sub>CC</sub> = V<sub>CC0</sub> = GND)

Characteristic	Symbol	0°C			25°C			85°C			Unit	Condition
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Input HIGH Current	I <sub>IH</sub>	—	—	150	—	—	150	—	—	150	μA	
Power Supply Current	I <sub>EE</sub>	—	125	150	—	125	150	—	125	150	mA	
10E		—	125	150	—	125	150	—	140	170		
100E		—	125	150	—	125	150	—	140	170		

AC CHARACTERISTICS

(V<sub>EE</sub> = V<sub>EE</sub>(min) to V<sub>EE</sub>(max); V<sub>CC</sub> = V<sub>CC0</sub> = GND)

Characteristic	Symbol	0°C			25°C			85°C			Unit	Condition
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Maximum Count Frequency	f <sub>COUNT</sub>	550	650	—	550	650	—	550	650	—	MHz	
Propagation Delay to Output CLK to Q MR to Q CLK to $\overline{COUT}$ CLK to $\overline{COUT}$	t <sub>PLH</sub> t <sub>PHL</sub>	850 850 800 825	1150 1150 1150 1150	1450 1450 1300 1400	850 850 800 825	1150 1150 1150 1150	1450 1450 1300 1400	850 850 800 825	1150 1150 1150 1150	1450 1450 1300 1400	ps	
Setup Time S1, S2 D $\overline{CLIN}$ $\overline{CIN}$	t <sub>s</sub>	1000 800 150 800	650 400 0 400	— — — —	1000 800 150 800	650 400 0 400	— — — —	1000 800 150 800	650 400 0 400	— — — —	ps	
Hold Time S1, S2 D $\overline{CLIN}$ $\overline{CIN}$	t <sub>h</sub>	150 150 300 150	-200 -250 0 -250	— — — —	150 150 300 150	-200 -250 0 -250	— — — —	150 150 300 150	-200 -250 0 -250	— — — —	ps	
Reset Recovery Time	t <sub>RR</sub>	1000	700	—	1000	700	—	1000	700	—	ps	
Minimum Pulse Width CLK, MR	t <sub>PW</sub>	700	400	—	700	400	—	700	400	—	ps	
Rise/Fall Times COUT Other	t <sub>r</sub> t <sub>f</sub>	275 300	— —	600 700	275 300	— —	600 700	275 300	— —	600 700	ps	20% - 80%

2

EXPANDED TRUTH TABLE

Function	S1	S2	MR	CIN	CLIN	CLK	D5	D4	D3	D2	D1	D0	Q5	Q4	Q3	Q2	Q1	Q0	COUT	CLOUT	
Preset	L	L	L	X	X	Z	L	L	L	L	H	H	L	L	L	L	H	H	H	H	
Down	H	L	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	H	L	H	H	
	H	L	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	H	H	
Preset	L	L	L	X	X	Z	H	H	H	H	L	L	H	H	H	H	L	L	H	H	
Up	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	L	H	H	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	L	H	L	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	L	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	H	H
	L	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	H	L	H	H
Hold	H	H	L	X	X	Z	X	X	X	X	X	X	L	L	L	L	H	L	H	H	
	H	H	L	X	X	Z	X	X	X	X	X	X	L	L	L	L	H	L	H	H	
Down Hold	H	L	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	H	H	L	
	H	L	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	H	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	H	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	H	H	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
Hold	H	L	L	L	H	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	L	H	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
	H	L	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
Hold Preset	H	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	L	H	
	L	L	L	X	X	Z	H	H	H	H	L	L	H	H	H	H	L	L	L	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	L	H	H	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	L	H	L	
	L	H	L	H	L	Z	X	X	X	X	X	X	H	H	H	H	H	L	H	H	
Hold Up	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	L	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	L	H	
	L	H	L	H	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	L	H	
Hold	L	H	L	H	H	Z	X	X	X	X	X	X	H	H	H	H	H	H	H	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	H	H	H	H	H	H	L	H	
Up	L	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	L	H	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	L	H	H	H	
	L	H	L	L	L	Z	X	X	X	X	X	X	L	L	L	L	H	H	H	H	
Reset	X	X	H	X	X	X	X	X	X	X	X	X	L	L	L	L	L	L	H	H	

Z = Low to High Transition

2

APPLICATIONS INFORMATION

Overview

The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable universal counter. Using the S1 and S2 control pins the user can select between preset, count up, count down and hold count. The master reset pin will reset the internal counter, and set the COUT, CLOUT, and CLIN flip-flops. Unlike previous 136 type counters the carry out outputs will go to a high state during the preset operation. In addition since the carry out outputs are registered they will not go low if terminal count is loaded into the register. The look-ahead-carry out output functions similarly.

Note from the schematic the use of the master information from the least significant bits for control of the two carry out functions. This architecture not only reduces the carry out delay, but is essential to incorporate the registered carry out functions. In addition to being faster, because these functions are registered the resulting carry out signals are stable and glitch free.

Cascading Multiple E136 Devices

Many applications require counters significantly larger than the 6 bits available with the E136. For these applications several E136 devices can be cascaded to increase the bit width of the counter to meet the needs of the application.

In the past cascading several 136 type universal counters necessarily impacted the maximum count frequency of the resulting counter chain. This performance impact was the

result of the terminal count signal of the lower order counters having to ripple through the entire counter chain. As a result past counters of this type were not widely used in large bit counter applications.

An alternative counter architecture similar to the E016 binary counter was implemented to alleviate the need to ripple propagate the terminal count signal. Unfortunately these types of counters require external gating for cascading designs of more than two devices. In addition to requiring additional components, these external gates limit the cascaded count frequency to a value less than the free running count frequency of a single counter. Although there is a performance impact with this type of architecture it is minor compared to the impact of the ripple propagate designs. As a result the E016 type counters have been used extensively in applications requiring very high speed, wide bit width synchronous counters.

Motorola has incorporated several improvements to past universal counter designs in the E136 universal counter. These enhancements make the E136 the unparalleled leader in its class. With the addition of look-ahead-carry features on the terminal count signal, very large counter chains can be designed which function at very nearly the same clock frequency as a single free running device. More importantly these counter chains require no external gating. Figure 1 below illustrates the interconnect scheme for using the look-ahead-carry features of the E136 counter.




Figure 1. 24-bit Cascaded E136 Counter




Figure 2. Look-Ahead-Carry Input Structure

Note from the waveforms that the look-ahead-carry output (C $\overline{L}O\overline{U}T$ ) pulses low one clock pulse before the counter reaches terminal count. Also note that both C $\overline{L}O\overline{U}T$  and the carry out pin (C $\overline{O}U\overline{T}$ ) of the device pulse low for only one clock period. The input structure for look-ahead-carry in (C $\overline{L}I\overline{N}$ ) and carry in (C $\overline{I}N$ ) is pictured in Figure 2.

The C $\overline{L}I\overline{N}$  input is registered and then ORed with the C $\overline{I}N$  input. From the truth table one can see that both the C $\overline{I}N$  and the C $\overline{L}I\overline{N}$  inputs must be in a LOW state for the E136 to be enabled to count (either count up or count down). The C $\overline{L}I\overline{N}$  inputs are driven by the C $\overline{L}O\overline{U}T$  output of the lowest order E136 and therefore are only asserted for a single clock period. Since the C $\overline{L}I\overline{N}$  input is registered it must be asserted one clock period prior to the C $\overline{I}N$  input.

If the counter previous to a given counter is at terminal count its C $\overline{O}U\overline{T}$  output and thus the C $\overline{I}N$  input of the given counter will be in the "LOW" state. This signals the given counter that it will need to count one upon the next terminal count of the least significant counter (LSC). The C $\overline{L}O\overline{U}T$  output of the LSC will pulse low one clock period before it reaches terminal count. This C $\overline{L}O\overline{U}T$  signal will be clocked into the C $\overline{L}I\overline{N}$  input of the higher order counters on the following positive clock transition. Since both C $\overline{I}N$  and C $\overline{L}I\overline{N}$  are in the LOW state the next clock pulse will cause the least significant counter to roll over and all higher order counters, if signaled by their C $\overline{I}N$  inputs, to count by one.




Figure 3. 6-bit Programmable Divider

During the clock pulse in which the higher order counter is counting by one the C $\overline{L}I\overline{N}$  is clocking in the high signal presented by the C $\overline{L}O\overline{U}T$  of the LSC. The C $\overline{I}N$ 's in the higher order counter will ripple propagate through the chain to update the count status for the next occurrence of terminal count on the LSC. This ripple propagation will not affect the count frequency as it has  $2^6-1$  or 63 clock pulses to ripple through without affecting the count operation of the chain.

The only limiting factor which could reduce the count frequency of the chain as compared to a free running single device will be the setup time of the C $\overline{L}I\overline{N}$  input. This limit will consist of the CLK to C $\overline{L}O\overline{U}T$  delay of the E136 plus the C $\overline{L}I\overline{N}$  setup time plus any path length differences between the C $\overline{L}O\overline{U}T$  output and the clock.

**Programmable Divider**

Using external feedback of the C $\overline{O}U\overline{T}$  pin, the E136 can be configured as a programmable divider. Figure 3 illustrates the configuration for a 6-bit count down programmable divider. If for some reason a count up divider is preferred the C $\overline{O}U\overline{T}$  signal is simply fed back to S2 rather than S1. Examination of the truth table for the E136 shows that when both S1 and S2 are LOW the counter will parallel load on the next successive transition of the clock. If the S2 input is low and the S1 input is high the counter will be in the count down mode and will count towards an all zero state upon successive clock pulses. Knowing this and the operation of the C $\overline{O}U\overline{T}$  output it becomes a trivial matter to build programmable dividers.

2

For a programmable divider one wants to load a predesignated number into the counter and count to terminal count. Upon terminal count the counter should automatically reload the divide number. With the architecture shown in Figure 3 when the counter reaches terminal count the C $\overline{O}U\overline{T}$  output and thus the S1 input will go LOW, this combined with the low on S2 will cause the counter to load the inputs present on D0-D5. Upon loading the divide value into the counter C $\overline{O}U\overline{T}$  will go HIGH as the counter is no longer at terminal count thereby placing the counter back into the count mode.

Table 1. Preset Inputs Versus Divide Ratio

Divide Ratio	Preset Data Inputs					
	D5	D4	D3	D2	D1	D0
2	L	L	L	L	L	H
3	L	L	L	L	H	L
4	L	L	L	L	H	H
5	L	L	L	H	L	L
•	•	•	•	•	•	•
•	•	•	•	•	•	•
36	H	L	L	L	H	H
37	H	L	L	H	L	L
38	H	L	L	H	L	H
•	•	•	•	•	•	•
•	•	•	•	•	•	•
62	H	H	H	H	L	H
63	H	H	H	H	H	L
64	H	H	H	H	H	H

MC10E136 MC100E136




Figure 4. Programmable Divider Waveforms

2

The exercise of building a programmable divider then becomes simply determining what value to load into the counter to accomplish the desired division. Since the load operation requires a clock pulse, to divide by  $N$ ,  $N-1$  must be loaded into the counter. A single E136 device is capable of divide ratios of 2 to 64 inclusive, Table 1 outlines the load values for the various divide ratios. Figure 4 presents the waveforms resulting from a divide by 37 operation. Note that the availability of the COUT complimentary output  $\overline{COUT}$  allows the user to choose the polarity of the divide by output.

For single device programmable counters the E016 counter is probably a better choice than the E136. The E016 has an internal feedback to control the reloading of the counter, this not only simplifies board design but also will result in a faster maximum count frequency.

For programmable dividers of larger than 8 bits the

superiority of the E016 diminishes, and in fact for very wide dividers the E136 will provide the capability of a faster count frequency. This potential is a result of the cascading features mentioned previously in this document. Figure 5 shows the architecture of a 24-bit programmable divider implemented using E136 counters. Note the need for one external gate to control the loading of the entire counter chain. An ideal device for the external gating of this architecture would be the 4-input OR function in the 8-lead SOIC ECLinPS Lite™ family. However the final decision as to what device to use for the external gating requires a balancing of performance needs, cost and available board space. Note that because of the need for external gating the maximum count frequency of a given sized programmable divider will be less than that of a single cascaded counter.




Figure 5. 24-bit Programmable Divider Architecture