

### **FEATURES**

- 2048 by 2048 pixel format
- 13.5 mm square pixels
- Image area 27.6 x 27.6 mm
- Back Illuminated format for high quantum efficiency
- Full-frame operation
- Symmetrical anti-static gate protection •
- Very low noise output amplifiers •
- Dual responsivity output amplifiers
- Gated dump drain on output register
- 100% active area
- New compact footprint package
- Advanced inverted mode operation (AIMO)

### **APPLICATIONS**

- Scientific Imaging
- Microscopy
- Medical Imaging

### INTRODUCTION

This version of the CCD42 family of CCD sensors has fullframe architecture. Back illumination technology, in combination with extremely low noise amplifiers, makes the device well suited to the most demanding applications requiring a high dynamic range. To improve the sensitivity further, the CCD is manufactured without anti-blooming structures.


There are two low noise amplifiers in the read out register, one at each end. Charge can be made to transfer through either or both amplifiers by making the appropriate RØ connections. The readout register has a gate controlled dump drain to allow fast dumping of unwanted data.

The register is designed to accommodate four image pixels of charge and a summing well is provided capable of holding six image pixels of charge. The output amplifier has a feature to enable the responsivity to be reduced, allowing the reading of such large charge packets.

The advanced inverted mode operation (AIMO) gives a 100times reduction in dark current with minimal full-well reduction and is suitable for use at Peltier temperatures.

Other variants of the CCD42-40 available are front illuminated format and non-inverted mode. In common with all e2v technologies CCD Sensors, the front illuminated CCD42-40 can be supplied with a fibre-optic window or taper, or with a phosphor coating.

Designers are advised to consult e2v should they be considering using CCD sensors in abnormal environments or if they require customised packaging.



## **TYPICAL PERFORMANCE**

#### (Low noise mode)

Maximum readout frequency	3 MHz
Output amplifier responsivity	4.5 µV/e⁻
Peak signal	100 ke <sup>-</sup> /pixel
Dynamic range @ 20 kHz	33,333:1
Spectral range	200 – 1060 nm
Readout noise @ 20 kHz	3 e <sup>-</sup> rms

### **GENERAL DATA**

#### Format

Image area	27.6 x 27.6 mm
Active pixels	2048 (H) x 2048+4 (V)
Pixel size	13.5 x 13.5 µm
Number of output amplifiers	2
Number of underscan (serial) pixels	50
Fill factor	100%

#### Package

Package size	37.0 x 51.7 mm
Number of pins	24
Inter-pin spacing	2.54 mm
Inter-row spacing	45.72 mm
Window material	Removable glass
Package type	Ceramic DIL array

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond the set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v technologies (uk) limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU United Kingdom Holding Company: e2v technologies plc

Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492

Contact e2v by e-mail: enquiries@e2v.com or visit www.e2v.com for global sales and operations centres.

### PERFORMANCE

		Min	Typical	Max	Units	Note	
Peak charge storage			80,000	100,000		e <sup>-</sup> /pixel	1
Peak output voltage (unbir	nned)			450		mV	
Dark signal at 293 K				250	500	e <sup>-</sup> /pixel/s	2, 3
Dynamic range				33,333:1			4
Charge transfer officianou	Parallel		99.999	99.9999	-	%	-
Charge transfer efficiency		Serial	99.999	99.9993	-	%	5
Output amplifier	Low noise	mode	3	4.5	6	µV/e⁻	3
responsivity	High signa	al mode		1.5			
Readout noise at 253 K	Low noise	mode		3.0	4.5	rms e <sup>_</sup> /pixel	3, 6
Readout hoise at 253 K	High signa	al mode		6.0		rms e <sup>-</sup> /pixel	
Maximum readout frequency			20	3000	kHz	7	
Dark signal non-uniformity at 293 K (std. deviation)			60	125	e⁻/pixel/s	3, 8	
Output node capacity				1,000,000		e⁻	9

# SPECTRAL RESPONSE AT 238 K

Manalan ath		Minimum Response (QE)				
Wavelength (nm)	Basic Process Midband Coated	Basic Process Broadband Coated	Basic Process Uncoated	Basic Process Multi-layer 2	Response Non-uniformity (1σ)	
350	15	25	10	-	-	%
400	40	55	25	70	3	%
500	85	75	55	80	-	%
650	85	75	50	85	3	%
900	20	20	20	20	5	%

# ELECTRICAL INTERFACE CHARACTERISTICS

#### Electrode Capacitances (Measured at mid-clock level)

	Min	Typical	Мах	
IØ/IØ interphase	-	18	-	nF
IØ/SS	-	33	-	nF
RØ/RØ interphase	-	80	-	pF
RØ/(SS + DG + OD)	-	150	-	pF
Output impedance at typical operating conditions	-	350	-	Ω

# NOTES

- 1. Signal level at which resolution begins to degrade.
- Measured between 253 and 293 K typically. The typical average (background) dark signal at any temperature T (kelvin) between 230 K and 300 K may be estimated from:

$$Q_{d}/Q_{d0} = 1.14 \times 10^{6} T^{3} e^{-9080/T}$$

where  $Q_{d0}$  is the dark signal at 293 K.

- 3. Test carried out at e2v technologies on all sensors.
- 4. Dynamic range is the ratio of full-well capacity to readout noise measured at 253 K and 20 kHz readout frequency.
- 5. CCD characterisation measurements made using charge generated by X-ray photons of known energy.
- 6. Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 20  $\mu s$  integration period.
- 7. Readout above 3 MHz can be achieved but performance to the parameters given cannot be guaranteed.
- 8. Measured between 253 and 293 K, excluding white defects.
- 9. With output circuit configured in low responsivity/high capacity mode (OG2 high).

### **BLEMISH SPECIFICATION**

Traps	Pixels where charge is temporarily held. Traps are counted if they have a capacity greater than $200 e^-$ at 253 K.		
Slipped columns	Are counted if they have an amplitude greater than 200 $e^{-}$ .		
Black spots	Are counted when they have a signal level of less than 80% of the local mean at a signal level of approximately half full-well.		
White spots	Are counted when they have a generation rate 125 times the specified maximum dark signal generation rate (measured between 253 and 293 K).		

$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$

white spot blemishes is given by:

The typical temperature dependence of


**Column defects** A column which contains at least 50 white or 50 black defects.

GRADE	0	1	2
Column defects; black or white	0	3	6
Black spots	100	150	250
Traps >200 e⁻	10	20	30
White spots	100	150	200

Grade 5


Devices which are fully functional, with image quality below that of grade 2, and which may not meet all other performance parameters.

**Note:** The effect of temperature on defects is that traps will be observed less at higher temperatures but more may appear below 253 K. The amplitude of white spots and columns will decrease rapidly with temperature.




## TYPICAL SPECTRAL RESPONSE Modelled for a 13 $\mu$ m thick sensor at 238 K (–35 °C), no window


# TYPICAL OUTPUT CIRCUIT NOISE (If Measured using clamp and sample)




TYPICAL VARIATION OF DARK CURRENT WITH SUBSTRATE VOLTAGE AT 20 °C



#### **TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE**



#### **DEVICE SCHEMATIC**



			CLOCK LOW	-	LOCK HIGH O DC LEVEL (V)		MAXIMUM RATINGS
PIN	REF	DESCRIPTION	Typical	Min	Typical	Max	with respect to V <sub>ss</sub>
1	SS	Substrate	n/a	8	9.5	11	-
2	OG1	Output gate 1	n/a	2	3	4	±20 V
3	OSL	Output transistor source (left)	n/a		see note 10		–0.3 to +25 V
4	ODL	Output drain (left)	n/a	27	29	31	–0.3 to +32 V
5	RDL	Reset drain (left)	n/a	15	17	19	–0.3 to +25 V
6	DD	Dump drain	n/a	22	24	26	-0.3 to +30 V
7	DG	Dump gate (see note 11)	0	-	12	15	±20 V
8	RDR	Reset drain (right)	n/a	15	17	19	–0.3 to +25 V
9	ODR	Output drain (right)	n/a	27	29	31	-0.3 to +32 V
10	OSR	Output transistor source (right)	n/a	see note 10		–0.3 to +25 V	
11	OG2	Output gate 2 (see note 12)	4	16	20	24	±25 V
12	SS	Substrate	n/a	8	9.5	11	-
13	SS	Substrate	n/a	8	9.5	11	-
14	ØR	Reset gate	0	8	12	15	±20 V
15	SW	Summing well		Clock as RØ3		±20 V	
16	IØ3	Image area clock, phase 3	0	8	15	16	±20 V
17	IØ1	Image area clock, phase 1	0	8	15	16	±20 V
18	IØ2	Image area clock, phase 2	0	8	15	16	±20 V
19	RØ2L	Register clock phase 2 (left)	1	8	11	15	±20 V
20	RØ1L	Register clock phase 1 (left)	1	8	11	15	±20 V
21	RØ3	Register clock phase 3	1	8	11	15	±20 V
22	RØ1R	Register clock phase 1 (right)	1	8	11	15	±20 V
23	RØ2R	Register clock phase 2 (right)	1	8	11	15	±20 V
24	SS	Substrate	n/a	8	9.5	11	-

#### CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS

If all voltages are set to the typical values, operation at or close to specification should be obtained. Some adjustment within the range specified may be required to optimise performance. Refer to the specific device test data if possible.

Maximum voltages between pairs of pins:


Maximum output transistor current ...... 10 mA

#### NOTES


10. Not critical; OS = 3 to 5 V below OD typically. Connect to ground using a 3 to 5 mA current source or appropriate load resistor (typically 5 to 10 k $\Omega$ ).

- 11. This gate is normally low. It should be pulsed high for charge dump.
- 12. OG2 = OG1 + 1 V for operation of the output in high responsivity, low noise mode. For operation at low responsivity, high signal, OG2 should be set high.
- 13. With the RØ connections shown, the device will operate through both outputs simultaneously. In order to operate from the left output only, RØ1(R) and RØ2(R) should be reversed.


#### FRAME READOUT TIMING DIAGRAM




# DETAIL OF LINE TRANSFER (Not to scale)




### DETAIL OF VERTICAL LINE TRANSFER (Single line dump)




## **DETAIL OF VERTICAL LINE TRANSFER (Multiple line dump)**



### DETAIL OF OUTPUT CLOCKING (Operation through both outputs)



### LINE OUTPUT FORMAT (Split read-out operation)




### **CLOCK TIMING REQUIREMENTS**

Symbol	Description	Min	Typical	Max	
T <sub>i</sub> □	Image clock period	TBA	100 (see note 14)	see note 15	μS
t <sub>wi</sub>	Image clock pulse width	TBA	50 (see note 14)	see note 15	μS
t <sub>ri</sub>	Image clock pulse rise time (10 to 90%)	1	5	0.2T <sub>i</sub>	μS
t <sub>fi</sub>	Image clock pulse fall time (10 to 90%)	t <sub>ri</sub>	t <sub>ri</sub>	0.2T <sub>i</sub>	μS
t <sub>oi</sub>	Image clock pulse overlap	$(t_{ri} + t_{fi})/2$	2	0.2T <sub>i</sub>	μS
t <sub>dir</sub>	Delay time, IØ stop to RØ start	3	5	see note 15	μS
t <sub>dri</sub>	Delay time, R $\emptyset$ stop to I $\emptyset$ start	1	2	see note 15	μS
Tr	Output register clock cycle period	300	see note 16	see note 15	ns
t <sub>rr</sub>	Clock pulse rise time (10 to 90%)	50	0.1T <sub>r</sub>	0.3T <sub>r</sub>	ns
t <sub>fr</sub>	Clock pulse fall time (10 to 90%)	t <sub>rr</sub>	0.1T <sub>r</sub>	0.3T <sub>r</sub>	ns
t <sub>or</sub>	Clock pulse overlap	20	0.5t <sub>rr</sub>	0.1T <sub>r</sub>	ns
t <sub>wx</sub>	Reset pulse width	30	0.1T <sub>r</sub>	0.3T <sub>r</sub>	ns
t <sub>rx</sub> , t <sub>fx</sub>	Reset pulse rise and fall times	20	0.5t <sub>rr</sub>	0.1Tr	ns
t <sub>dx</sub>	Delay time, ØR low to RØ3 low	30	0.5Tr	0.8Tr	ns

#### NOTES

- 14. The transfer of a line of charge in back-thinned AIMO devices is affected by a pile-up of the holes used to suppress dark current, as they cannot easily flow to and from the substrate connection when the clocks change state. This problem is eased by extending the t<sub>1</sub> timing interval to 50 μs and/or the use of higher drive pulse amplitudes
- 15. No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.
- 16. As set by the readout period.


### **OUTPUT CIRCUIT**




### NOTES

17. The amplifier has a DC restoration circuit which is internally activated whenever IØ3 is high.

18. External load not critical; can be a 3 to 5 mA constant current supply or an appropriate load resistor.





### **ORDERING INFORMATION**

Options include:

- Temporary quartz window
- Temporary glass window
- Fibre-optic coupling
- UV coating
- X-ray phosphor coating

For further information on the performance of these and other options, contact e2v.

#### HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full anti-static handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 7, 11, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23) but not to the other pins.

#### HIGH ENERGY RADIATION

Device parameters may begin to change if subject to an ionising dose of greater than  $10^4$  rads.

Certain characterisation data are held at e2v technologies. Users planning to use CCDs in a high radiation environment are advised to contact e2v.

#### **TEMPERATURE LIMITS**

	Min	Typical	Max	
Storage	153	-	373	Κ
Operating	153	253	323	Κ

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling ......5 K/min

#### DOCUMENT AMENDMENT RECORD

Version	Issue Date	Change Request	Reasons for Change
9	21 Sep 2016	123798	900nm QE minimum specification changed from 30% at 253 K (-20 °C) to 20% at 238 K (-35 °C). Multi-layer 2 added. Typical spectral response curves re-modelled for -35 °C. Wavelengths with a max PRNU specification corrected.