

The logo for e2V technologies, featuring the lowercase letters 'e2v' in a white, sans-serif font, centered within a dark blue, horizontally-oriented oval with a soft gradient.

e2v technologies

e2v

Recent results from CMOS Back-thinning

Name Paul Jerram
Date 28th January 2010

- ⇒ Brief introduction to back-thinning
- ⇒ Performance of back-thinned devices
- ⇒ Thinning of a 0.5MPixel commercial CMOS sensor
- ⇒ Thinning of 2MPixel sensor designed for space applications
- ⇒ Future plans

- ⇒ The process has been successfully used on CCDs for nearly 20 years.
- ⇒ A similar back-thinning process can be used for CMOS sensors and the first such devices were successfully thinned over 6 years ago.


Introduction to back-thinning

e2v

e2v technologies

⇒ The back surface passivation and AR coating are the critical factors that determine the QE of backthinned sensor.


A high % of signal from UV radiation can be lost due to most generation being in the proximity of the back surface traps.



Introduction to back-thinning – QE model


e2v

e2v technologies




CCD back-thinning results

➔ With appropriate optimisation, CCDs have been produced to give excellent QE at optical wavelengths ranging from 1 Angstrom for UV applications right through to “Hi-Rho” devices now giving very high QE at NIR wavelengths




Vac UV to soft X-ray.
Data by Stern, LMMS



Devices optimised for NIR
response

- ⇒ An antireflection coating is also critical to fully optimise optical performance
- ⇒ Most e2v devices use a single-layer AR coating, which generally gives the best QE over a reasonably wide wavelength range.
- ⇒ New two-layer coatings have been developed that give a significantly broader response.



0.5MPixel Sensor Back-thinning

⇒ A recent programme has been to back-thin e2v's 0.5MPixel CMOS sensor



⇒ 864 x 640 pixels

⇒ 5T Pixel, 5.8 μm square

⇒ Chip 8.08 mm x 7.78 mm with pads

⇒ 1.8 V Digital / 3.3 V Analogue Supply

⇒ Column ADC 8 bits

⇒ Global shutter for capturing fast moving objects and eliminating distortion

⇒ High speed (60fps) with 8 bit parallel output

⇒ High dynamic range capture of a scene to reduce saturation in bright areas


- ⇒ This programme has been carried out using epitaxial silicon thicker than the standard 5 μm . This is necessary as the thinning process cannot stop at the epitaxial interface and generally removes several μm of the epitaxial layer.
- ⇒ In this case the final device thickness is $\sim 8\mu\text{m}$
- ⇒ Results are shown on the following slides:

0.5MPixel Sensor Back-thinning - QE


e2v

e2v technologies

- The back-surface process is the low temperature thermal anneal type optimized for visible wavelengths and the QE results match the expected model very closely.
- The good match means that the fill factor is very close 100% (i.e. no charge is lost to the pixel circuitry) and results are in fact close to those seen with CCDs.




- ⇒ The shutter efficiency with no shielding of the node is still very good (this is a 5T snapshot pixel)
- ⇒ No optimisation of the node design has been carried out and further improvements are certainly possible



⇒ A second recent CMOS back-thinning programme has focussed on optimising UV performance

⇒ This has used a 2MPixel device designed and developed by Astrium in cooperation with ISAE/CIMI and used for the GOCI space instrument.

⇒ Number of pixels	1415(H) x 1430(V)
⇒ Pixel Size	14.81 μm x 11.53 μm
⇒ Image area	20.96 mm x 16.49 mm
⇒ Optical Fill factor	65%
⇒ Conversion gain	4.75 $\mu\text{V}/\text{e}$
⇒ Dynamic range	0.98 V
⇒ Data rate	10 MHz
⇒ Package	Pin Grid Array (PGA)
⇒ Power consumption	50 mW



- ↻ The sensor was intended for use in the standard front-illuminated mode, but two wafers were back-thinned despite being on silicon that was really too thin and the sensor layout was not designed for thinning
- ↻ The first device was processed with a visible optimised process with low temperature thermal anneal
- ↻ For the second wafer an implant and anneal process was used with both an optimised implant and variants of the laser anneal process for QE optimisation.
- ↻ Both wafers were on standard silicon and so the devices were only 3-4 μ m thick after backthinning.



UV-optimised Process

e2v


e2v technologies

⇒ The first wafer gave results very close to the expected model with good QE in the visible but relatively poor QE at 400nm. Note that the QE curve has much less structure than for a FF device

Front Illuminating
COBRA2M ⇒



Thinned and
Back Illuminating
⇐ COBRA2M



The following parameters are all identical to FF measurements

- ⇒ CVF
- ⇒ Saturation signal
- ⇒ Output noise

- ⇒ Dark signal is significantly lower (÷2)



- ⇒ Each device on the UV processed wafer had a number of different laser anneal processes, with a total of 12 different processes. The best devices have a QE very similar to that which is obtained with our normal UV thinning process on CCDs.
- ⇒ A typical image from one device is shown below and the different QEs of the stripes can be clearly seen.

QE = stripe 7, 8 and 9

stripe 9 = 9%

stripe 8 = 16.5%

stripe 7 = 26%



⇒ The measured QE for all variants is


Variant	Measured QE at 320nm
1	25%
2	28%
3	28%
4	32%
5	32%
6	30.7%
7	26%
8	16.5%
9	9%
10	7.5%
11	15.3%
12	21%
Low temp thermal anneal	4%
FF sensor	13%

⇒ As can be seen, there is a good process window around the process used for variant 4.

⇒ The AR coating used for this process was optimised for visible performance (see next slide), a coating optimised for UV would give dramatically improved results

⇒ The device used for the UV performance assessment had 650nm of Si_3N_4 as an AR coating. Modelled performance from this coating (assuming a perfect surface) is shown below as “Visible optimised AR”. Also shown is performance for a UV-optimised coating.

A UV-optimised coating would give over 70% QE at 320nm



Predicted QE at 320nm is 37%

- ⇒ The next step is to thin devices on optimised silicon
- ⇒ In order to obtain QE values equivalent to the best CCDs, thicker epi is needed – which must be much more lightly doped as the voltage available for depletion is significantly less for CMOS sensors than for CCDs
- ⇒ Two programmes are in progress to fabricate and then thin sensors on lightly doped epi, with a target of obtaining a depletion depth of at least 10 - 12 μ m with standard voltage levels
- ⇒ The device must of course be designed to operate with the lightly doped material.

⇒ Thanks to all who have provided data for this talk, particularly:

- ⇒ Vincent Hibon
- ⇒ Joel Vaillant
- ⇒ Yann Henrion
- ⇒ Neil Guyatt
- ⇒ David Burt
- ⇒ Andrew Harris



e2v technologies

- ⇒ Olivier Saint-Pe
- ⇒ Michel Breart de Boisanger



EADS Astrium